Real Compiler for One Instruction Computer?

Recently on comp.arch there has been discussion of a zero instruction
set computer (ZISC) which actually is a one operation computer. One
architecture is the Subtract and branch on less that zero instruction
with 3 or 4 operands (I find some references to Van der Poel, 1956
for this construction).


Has anyone ever tried to write a compiler for such a machine or done
any significant simulations?


Thanks - Mark
[I've heard that in the 1950's there was a Ph.D. thesis implementing a
Fortran compiler for a Turing machine, which is sort of the same spirit.
but would be fascinated to hear of any other work in that vein. I suspect
it would be filed under theory of computation. -John]
[From davis@clocs.cs.unc.edu (Mark Davis)]
--

Return to the comp.compilers page.
Search the comp.compilers archives again.