Call for Papers - MSP-3: 3rd Workshop on Media and Stream Processors

_________________________________________________________________________


                                                      CALL FOR PAPERS


                            3rd Workshop on Media and Stream Processors
                                                              (MSP-3)


            (previously known as the Workshop on Media Processors and DSPs)


                                              held in conjunction with
                  The 34th International Symposium on Microarchitecture
                                                            (MICRO-34)


                                      Austin, Texas, December 1-2, 2001


                    MSP-3 Home Page: http://www.pdcl.eng.wayne.edu/msp01


      (Appologies if you receive multiple copies of this Call for Papers.)
_________________________________________________________________________


IMPORTANT DEADLINES:


    Paper submission: September 17, 2001
    Author Notification: October 15, 2001
    Camera-Ready Papers: November 5, 2001




WORKSHOP INFORMATION:


The Third Workshop on Media and Stream Processors (previously known as
the Workshop on Media Processors and DSPs) brings together researchers,
computer architects, and engineers working in different fields in the
area of multimedia, communications, and digital signal processing. In
recent years many general purpose and digital signal processors have
evolved to accelerate stream and media processing. The new title for
the workshop reflects this growth. The workshop will provide a forum
for presenting and exchanging new ideas and experiences in this area.
Topics of interest include, but are not limited to:


        * Optimization/performance analysis of processor architectures for
                    media and stream-based processing
        * Compiler/software optimizations for subword parallelism and media
                    and stream-based processing
        * Hardware/Compiler techniques for improving memory performance
                    of media and stream-based processing
        * Workload characterization of media and streaming applications
        * Low-power design for media and stream-based processors
        * Application-specific hardware architectures for graphics, video,
                    audio, communications, and other media and streaming
                    applications
        * System-on-a-chip architectures for media and stream processors
        * Hardware/Software Co-Design of media and stream processors
        * Integration of media and stream processors with general-purpose
                    processors
        * Desktop/Set-top media and stream-based system architctures
        * Case studies of commercial media and stream-based processing
                    products and solutions




SUBMISSION INFORMATION:


Talks will be accepted on the basis of an extended abstract of no longer


than 8 double-spaced single-column pages that describes the work, its
significance, and the current status of the research. Submit one
electronic copy of the paper in PostScript or PDF format by September
17.
Please visit the workshop home page for submission instructions.


Notification of acceptance will be given by October 15, and camera-ready


papers will be due November 5. The final paper should be no longer than


10 single-spaced pages (including figures, references, and appendices)
using 12pt font. All accepted papers will be presented at the workshop
and included in informal proceedings that will be distributed at the
workshop. In addition, accepted papers will be made available on the
workshop home page.




GENERAL INFORMATION:


        PROGRAM CO-CHAIRS:
                Vipin Chaudhary Wayne State University, Cradle
Technologies
                                                                        email: vipin@wayne.edu
                Alex Dean North Carolina State University
                                                                        email: alex_dean@ncsu.edu
                Jason Fritts Washington University
                                                                        email: jefritts@cs.wustl.edu


        PROGRAM COMMITTEE MEMBERS:
                David Baker, BOPS Inc. db@bops.com
                Keith Deifendorff, ARC Cores keithd@arccores.com
                Pradeep Dubey, Broadcom pdubey@broadcom.com
                Sam Fuller, Motorola
ra1843@email.sps.mot.com
                Peter Glaskowsky, MicroDesign Resources PNG@mdr.cahners.com
                Trevor Mudge, University of Michigan tnm@eecs.umich.edu
                Peter Pirsch, University of Hannover
pirsch@ims.uni-hannover.de
                Scott Rixner, Rice University rixner@rice.edu
                John Shen, Intel/CMU john.shen@intel.com
                Reid Tatge, Texas Instruments reid@hou.asp.ti.com
                Wayne Wolf, Princeton University wolf@princeton.edu
                Andrew Wolfe, SONICblue awolfe@sonicblue.com


MICRO-34 will take place in Austin, Texas. Austin is unique: a focal
point of high tech industry, a world-class university, and a cultural
center known for its live music, diversity, and restaurants. The
symposium will be held in Austin, Texas from Dec. 1 to Dec. 5, 2001.


Information related to the conference at the official MICRO-34 web site:


        http://www.microarch.org/micro34


MICRO-34 is generously sponsored by ACM SIGMICRO and IEEE, as well as
many corporate sponsors.

Return to the comp.compilers page.
Search the comp.compilers archives again.